![]() Order Number Package Number Package Description DM7474M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow DM7474N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. The triggering occurs at a voltage level and is not directly related to the Ordering Code: September 1986 Revised July 2001 transition time of the rising edge of the clock. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. 1 DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |